SYSTEM BUS




FIG 1




FIG. 2





Figure 3






Fig 4B




Fig. 5


:

T1 (9,4)	T3 (9,3)	T1 (9,2)	T3 (9,1)	T1 (9,0)
T0 (8,4)	T2 (8,3)	T0 (8,2)	T2 (8,1)	T0 (8,0)
T1 (7,4)	T3 (7,3)	T1 (7,2)	(7,7)	(7,7)
T0 (6,4)	T2 (6,3)	T0 (6,2)	T2 (6,1)	T0 (6,0)
T1 (5,4)	T3 (5,3)	T1 (5,2)	T3 (5,1)/	(5,0)
T0 (4,4)	T2 (4,3)	T0 (4,2)	T2 (4,1)	T0 (4,0)
Ti (3,4)	T3 (3,3)	T1 (3,2)	(3,1)	(T1)
T0 (2,4)	T2 (2,3)	T0 (2,2)	(2,1)	70
T1 (1,4)	T3 (1,3)	T1 (1,2)	(1,1)	T1
T0 (0,4)	T2 (0,3)	T0 (0,2)	(12)	0.
	T1 T0 T1 T0 T1 T0 T1 T0 T1 T0 T1 T0 T0<	T1 T0 T0<	T1 T0 T0<	T1 T0 T1 T0<

32 bit texels in memory word
16 bit texels in memory word
8 bit texels in memory word

Linear or Patch64 Memory Layouts

32 bits per texel



16 bits per texel

	120	112	104	96_	88 80	72	64	56	48	40	32	24	16	8	0	ı
ſ	(7, 0)		(6, 0)		(5, 0)	(4, 0)	1	(3, 0)	1	(2, 0)	- 1	(1, 0)	ļ	(0,	0)	
1				- 1												•

8 bits per texel

120	112	104	96	88	80	72	64	56	48	40	32	24	16		0
(15, 0)	(14, 0)	(13, 0)	(12, 0)	(11, 0)	(10, 0)	(9, 0)	(8, 0)	(7, 0)	(6, 0)	(5, 0)	(4, 0)	(3, 0)	(2, 0)	(1, 0)	(0, 0)

FIG. 7A

Patch32_2 or Patch2 Memory Layouts

32 bits per texel






FIG. 7B





F1G. 9




Fig. 10







FIG. 11







F16.13



F1G. 14





F19.16